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Abstract 
Tunnel oxides for carrier-selective contacts must be sufficiently thin that carriers can tunnel through the oxide whilst minimising 
recombination at the silicon interface if high open circuit voltages are to be achieved. We report the formation of ultra-thin 
silicon oxide layers by a field-induced anodisation process in which the anodisation current is directed through the wafer in such 
a way that very uniform oxides can be grown. Spectroscopic analyses of these thin silicon oxide layers demonstrate the ability to 
adjust their atomic density and valence band offset by varying the anodisation conditions, suggesting that anodisation may 
provide a viable method to form tuneable silicon oxide layers for carrier selectivity. 
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1. Introduction 
Carrier-selective contact solar cells featuring a tunnel oxide and electron/hole blocking layers have the potential 
to increase silicon solar cell efficiency [1-4]. High open circuit voltage (Voc) and fill factor (FF) are possible due to 
the full-area passivated silicon surface (provided by the tunnel oxide) and one-dimensional effective carrier transport, 
respectively [1]. The oxide layer comprises a critical component of these devices. It must be sufficiently thin [5] and 
uniform across the wafer surface for carriers to tunnel through to the contact, whilst also minimising recombination 
at the silicon surface.  
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Ultra-thin silicon oxides can be grown using dry thermal oxidation by lowering the growth temperature [6], 
diluting oxygen with nitrogen [7] and reducing the pressure of the ambient [8], however thermal oxidation processes 
require the maintenance of very clean furnaces and suffer from low-throughput and a high thermal budget. Also it 
becomes increasingly challenging to achieve very thin and uniformly thick thermally-grown oxides on the larger 
wafers required for commercially-produced silicon solar cells. An alternative is to grow the oxide using chemical 
immersion methods [9, 10], however doubts remain as to whether the required oxide uniformity, in both thickness 
and electronic quality, can be achieved when scaling up to large wafers. Anodic oxides represent another alternative. 
Anodic silicon oxide can be grown by “clipping” a silicon wafer to an anode [11, 12], however with this process it is 
difficult to uniformly anodise a 156 mm silicon wafer surface as the current has to flow from the electrode laterally 
over the surface. However, with field-induced anodisation (FIA) as reported in [13, 14], the anodisation current 
flows through the wafer in a direction that is perpendicular to the surface being anodised. This enables uniform 
anodisation over an area that can be scaled to industrial-sized wafers without the use of very high currents. The FIA 
process can be applied to devices with or without p-n junctions. When a p-n junction exists then the bias voltage or 
current must be applied to forward bias the junction so current can flow through the wafer. This paper reports the 
use of FIA to form thin silicon oxide layers of uniform thickness. The anodisation conditions can be used to control 
the thickness and electronic properties of the formed oxides.   
2. Experimental 
Phosphorus-doped double-sided polished Czochralski (Cz) (100) silicon wafer fragments (4 cm × 4 cm) with a 
thickness of 525 μm and a resistivity of 1.9 -cm were anodised in 0.5 M H2SO4 under constant voltage. 
Illumination of 2 W/m2 provided by a compact fluorescent light source, was used to ensure photo-current flow 
across depletion regions that can form at the electrolyte interface due to band bending induced by the electrolyte 
[15]. The thickness of the anodic silicon oxide layers, grown under different conditions, was measured using an M-
2000VI Ellipsometer from J.A Woollam Co., Inc. (assuming a refractive index of 1.46 [16]) with five independent 
measurements being performed across the surface of the wafer fragments to assess the uniformity of the growth. The 
composition of the formed oxides was analysed using cross-sectional transmission electron microscopy (TEM) and 
X-ray photoelectron spectroscopy (XPS).  
The ability of the anodic oxides formed using FIA to reduce recombination at the silicon surfaces was examined 
using symmetrical lifetime test structures. Phosphorus-doped double-sided polished Cz (100) silicon wafer 
fragments (4 cm × 4 cm) with a thickness of 525 μm and a resistivity of 0.8 -cm were cleaned using RCA 1 and 
RCA 2 before both surfaces were anodised using FIA in 0.5 M H2SO4. The anodised test structures were then 
capped with ~100 nm SiNx (Roth & Rau MAiA) and compared with comparative symmetrical test structures with an 
18 nm thick SiO2 layer grown by thermal oxidation at 950 qC for 18 min. The effective minority carrier lifetime, Weff, 
was measured using a Sinton WCT-100 bridge (Sinton Instruments) using the generalised method [17] after SiNx 
deposition and after annealing in an industrial belt furnace where wafers experienced a peak temperature of 400 qC 
for ~ 90 s. The implied open circuit voltage, iVoc, at 1-sun excitation was calculated using the relationship: 
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where k, T, and q represent Boltzmann’s constant, the absolute temperature and the electronic charge, respectively. 
The carrier injection level 'n was calculated from the sheet photoconductance under 1-sun irradiation, NA represents 
the boron dopant density of the wafers used, and ni is the intrinsic carrier concentration of silicon [18].  
3. Results 
3.1. Thickness and compositional analysis  
Fig. 1 shows the silicon oxide layer thickness formed using FIA and graphed as a function of time for two applied 
bias voltages. These growth profiles are compared with the oxide thickness that resulted from immersion alone (i.e., 
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chemical oxide) which was limited at 1.90 ± 0.15 nm. The requirement for illumination is demonstrated by the fact 
that the growth profile of the oxide grown using FIA in the dark was very similar to the chemical oxide grown 
without an applied bias. By illuminating the n-type silicon surface, even with a low intensity of 2 W/m2, the growth 
rate of the oxide was almost doubled when anodising at 1.5 V for less than 8 min. For each applied bias, the layer 
thickness saturated at a value that was limited by the resistance provided by the formed oxide. This was 2.34 ± 0.03 
nm and 3.37 ± 0.07 nm for the oxides grown with applied voltages of 1.5 and 3.0 V, respectively.  
 
Fig. 1. Thickness of the silicon oxide layer formed by immersion in 0.5 M H2SO4 and FIA under different anodisation conditions. The thickness 
was measured at 5 points across the wafer and is represented as a mean with the error bars representing the standard deviation. 
The uniformity of the oxide across the wafer was improved with longer anodisation time. As shown in Fig. 2, 
although the oxide may initially grow non-uniformly across the wafer, the current will flow through the less resistive 
paths which correspond to a thinner oxide resulting in increased oxide growth in these areas. The anodic current will 
continue to flow until the resistance provided by the anodic oxide is the same across the entire surface thereby 
ensuring a uniform final oxide thickness which can be controlled by electrolyte composition/concentration, 
anodisation current/voltage and light intensity. So, the use of FIA provides a robust way in which to ensure both 
uniformity of oxide thickness across the wafer surface and controllably thin layers.  
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Fig. 2 Schematic diagrams depicting the FIA process: (a) before anodisation; (b) during anodisation; and (c) when anodisation is complete 
Oxide thickness and uniformity were assessed using cross-sectional TEM (see Fig. 3). It was observed that the 
oxide thickness, measured from ellipsometry, assuming a refractive index of 1.46 (i.e., for thermal SiO2), was 
always thicker than that observed from the cross-sectional TEM images. This suggests that anodic oxides have a 
higher refractive index than that of thermally-grown SiO2, at least for longer anodisation times. Presence of the 
transition region containing mostly SiO (suboxide) may be the cause of this discrepancy between the thickness 
evaluated from ellipsometry and TEM measurement because of the difficulties in differentiating SiO and SiO2 with 
the latter method.  
 
             
 
                                               (a)                                                                             (b) 
Fig. 3. Cross-sectional TEM images of anodic silicon oxide layers formed by FIA: (a) at 3 V for 20 min; (b) at 8 V for 30 min. 
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Fig. 4 shows the XPS valence band spectra for anodic silicon oxide layers grown using different anodisation 
conditions resulting in layers of thickness ~ 2.70 ± 0.09 nm and 13.64 ± 0.87 nm. The linear method was used to 
determine the valence band maximum (VBM) for silicon and SiO2 by finding the intersection of a line fit to the 
linear portion of the leading edge and the extended background line [19]. The valence band offset was extracted by 
taking the difference between the silicon oxide VBM and silicon VBM. The thicker anodic silicon oxide  has a 
valence band offset of 5.42 eV which is larger than the value of 4.36 reported for thermally-grown SiO2 [20]. This 
may be due to an increase in atomic density when continuing anodisation under high voltage with the separation 
between valence and conduction bands of the oxide being increased due to stronger interaction between atoms in the 
oxide [21]. The valence band offset is only < 1 eV for oxides that were anodised at 3 V, even with a much longer 
anodisation time of 30 min. This is presumably due to the properties of the grown oxide. One possibility could be an 
existence of non-stoichiometric Si-O transition layer at the silicon and oxide interface. The formation of a sub-oxide 
transition layer has been reported previously for thermal oxides [20]. It is proposed that for thin anodic oxides 
grown by FIA, the oxide growth is limited by the supply of positive charge at the silicon oxide interface with the 
electrolyte while, for thicker oxides, growth is controlled by the diffusion of the oxidant from the acidic electrolyte 
through the formed oxide layer. Since this study involved oxides with a thickness of < 20 nm, the thickness and 
properties of the oxide were largely determined by the applied potential. The lower the voltage, the thinner the oxide 
and the lower the valence band offset.    
A silicon-rich (or sub-oxide) transition layer may have advantages in terms of hole conductivity as the low 
valence band offset presents a minimal hole energy barrier, however the use of a thicker oxide may result in 
improved passivation (see Fig. 5 and Fig. 6). As discussed in [22, 23], the trade-off between the carrier transport and 
surface passivation needs to be balanced for carrier-selective contacts. The ability to tune the valence band offset of 
anodic oxides by selecting appropriate anodisation conditions may allow more flexibility in the formation of carrier-
selective contact layers. For example, if the anodic silicon oxides were doped by incorporating impurities from the 
electrolyte [24]  then it may be possible to fabricate materials that could act as selective contacts for holes, the large 
bandgap of the silicon oxide making the oxide an effective electron blocker. Furthermore, if applied to transition 
metal layers (e.g., [25]), room temperature anodisation may be potentially used to form both electron and hole 
selective contacts. 
 
Fig. 4. Valence band spectra for silicon (dark blue) and different anodic silicon oxides grown using FIA. The thinner oxide was grown using a 
bias voltage of 3 V for 2 min and the thicker layer was grown using a bias voltage of 10 V for 20 min. 
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3.2. Surface passivation  
Fig. 5 shows the iVoc values for a number of selected anodic silicon oxide layers formed by FIA and capped with 
100 nm SiNx. A nearly linear increase in iVoc with increasing anodic oxide thickness was observed. At an anodic 
oxide thickness of 12.8 nm, an implied Voc of 680 mV was achieved, only 12 mV less than that measured for a 
thermally-grown 18 nm SiO2 layer. A belt furnace anneal at 400 qC after SiNx deposition did not appear to improve 
the surface passivation. Future work will investigate whether the oxygen forming gas anneal, reported by Grant to 
be the most effective annealing process for anodic silicon oxides [26], may result in any increases in iVoc.   
 
Fig. 5. Implied Voc of symmetrically passivated test structures with different anodic oxide thicknesses before and after belt furnace annealing at 
400 qC. 
In order to assess the quality of the surface passivation, it is preferable to separate out the effects of the bulk of 
the wafer from the surface. One way of doing this is to measure the bulk minority carrier lifetime, Wbulk, and then 
determine the effective surface recombination velocity, Seff, from measurements of Weff at a range of injection levels, 
'n, using: 
 
        (2) 
 
 
However it has been shown that when the charge stored in the dielectric layer is sufficiently high, then Seff, also 
depends on the surface dopant concentration, Ns, and consequently results obtained from one wafer resistivity cannot 
be readily compared with values obtained for other wafers which may have a different resistivity and hence Ns [27]. 
In the case of high dielectric charge, McIntosh and Black [27] proposed that a surface recombination current 
density, J0s, is more appropriate than Seff if the slope of the inverse Weff is linear in the high injection region enabling 
the value of J0s to be estimated using the method of Kane and Swanson [19]. In the anodic silicon oxide/SiNx 
dielectric stacks fabricated in this work, it was reasonable to assume that the SiNx capping layer would have 
contributed a large positive charge (~ 1012 cm-2) [28] and so, for this reason, values of J0s could be estimated from 
the high injection photoconductance data. However, because the samples used to prepare the lifetime structure had a 
very low resistivity (0.8 -cm), there was insufficient high injection photoconductance data to estimate the J0s. In 
future work, J0s will be estimated with more lightly-doped samples and the measurements of effective stored charge 
of the dielectric stacks and the density of defect states at the interface will be performed in order to better understand 
what is occurring at the interface during anodisation.  
 
 
,
211
w
nS
n
eff
bulkeff
'
 
' WW
846   Jingnan Tong et al. /  Energy Procedia  77 ( 2015 )  840 – 847 
4. Conclusions 
We have shown that FIA can be used to uniformly form ultra-thin tunnel silicon oxide layers, the thickness and 
electronic properties of the layers being able to be tuned by anodisation conditions, such as voltage, light intensity 
and anodisation time. Voltage was found to have the most impact on oxide thickness and its electronic properties. 
Low valence band offsets, observed for thin anodic silicon oxide layers grown using low anodisation voltages, may 
result in tunnel oxide interfaces which present a low barrier energy for holes and therefore may find application in 
carrier-selective contacts in the future.  
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